



FIG. 6A

FIG. 6B


5/30























FIG. 84














FIG. 8C-2




FIG. 9







FIG. 10







Message Bus Send Operation Continued





FIG. 11B




11C	110	IIE	IIF	911
FIG. 11C	FIG.	FIG.	FIG.	FIG.
9 0	0	49 -	0	0
0	63	63	63	63
0 0	0	62	62	62
4 0	4 0	4 0	4	4 0
e 0	ო 0	ع -	e	8 +
0 0	7 7	7 -	7 -	7
	- 0	1	← ←	1 0
Bit Position	Bit Position	Bit Position	Bit Position	Bit Position





19/30










FIG. 13
















FIG. 15A










FIG. 15B
















DOUBLE ACCESS	20	0	0	DC	1	20	20	20	വ	DC	0	DC	0	20	DC	0	DC	0
DPDMA BG_CNTLIM	OC	0	20	DC	0	0	0	20	20	0	0	0	20	20	20	20	20	1
DMAXMT BG CNTLIM	DC	0	20	DC	DC	0	0	വ	DC	DC	DC	DC	1	DC	DC	DC	DC	0
DMAREC BG_CNTLIM_	20	0 .	ጋ ם	DC	DC	C	рc	1	വ	DC	20	20	0	20	20	20	0 0	0
CPU BG_CNTLIM	20	DC	-	20	DC	20	0	0	20	DC	20	20	0	20	20	DC	DC	0
DPDMA BG_ STATUS	20	ാവ	20	20	20	20	20	20	20	20	ാര	20	20	വ	0	DC	20	DC
DMAXMT BG_ STATUS-	DC	DC	DC	DC	DC	DC	DC	C	DC	0	20	DC	20	20	1	20	20	20
DMAREC BG_ STATUS_	OC	DC	OC	DC	1	0	20	20	20	20	l	20	20	DC	20	1	20	DC
CPU_BG_ STATUS	ЭŒ	0	20	20	DC	20	1	20	20	20	20	1	20	20	DC	DC	1	DC
DPDMA_ BR	0	20	20	0	20	20	20	20	0	20	20	20	20	-	1	1	1	1
DMAXMT_ BR	0	20	20	0	20	20	20	20	1	l	l	l	1	0	ļ	0	0	DC
DMAREC_ DMAXMT_ BR BR	0	20	20	_	1	1	1	1	0	0	1	0	2 0	0	0	1	0	DC
CPU_BR_	20	1	-	0	0 0	0	1	20	0	0	0	1	20	0	0	0	1	DC
POTENTIAL GRANT TO	(CPU_BG)'	(CPU_BG)'	(CPU_BG)'	(DMAREC_BG)'	(DMAREC_BG)'	(DMAREC_BG)'	(DMAREC_BG)'	(DMAREC_BG)'	(DMAXMT_BG)'	(DMAXMT_BG)'	(DMAXMT_BG)'	(DMAXMT_BG)'	(DMAXMT_BG)'	(DPDMA_BG)'	(DPDMA_BG)'	(DPDMA_BG)'	(DPDMA_BG)'	(DPDMA_BG)'

FIG. 19



